Real-time FPGA architecture of modified Stable Euler-Number algorithm for image binarization | IEEE Conference Publication | IEEE Xplore