A dual symbol arithmetic coder architecture with reduced memory for JPEG2000 | IEEE Conference Publication | IEEE Xplore

A dual symbol arithmetic coder architecture with reduced memory for JPEG2000


Abstract:

A dual-symbol arithmetic coder architecture with reduced memory is presented for JPEG2000. Eight process elements are used for the prediction of probability interval A. A...Show More

Abstract:

A dual-symbol arithmetic coder architecture with reduced memory is presented for JPEG2000. Eight process elements are used for the prediction of probability interval A. And the use of a dedicated Probability Estimation Table decreases the internal memory greatly. Upon FPGA synthesis results, the architecture's throughput can reach 96.60M context symbols per second with an internal memory size of 1509 bits.
Date of Conference: 26-29 September 2010
Date Added to IEEE Xplore: 03 December 2010
ISBN Information:

ISSN Information:

Conference Location: Hong Kong, China

Contact IEEE to Subscribe

References

References is not available for this document.