A scalable parallel hardware architecture for connected component labeling | IEEE Conference Publication | IEEE Xplore