A memory aware and multiplierless VLSI architecture for the complete Intra Prediction of the HEVC emerging standard | IEEE Conference Publication | IEEE Xplore