Chip Design of Convolution Computation for AI Network | IEEE Conference Publication | IEEE Xplore