A 500 MS/s 6 bits delay line ADC with inherit sample & hold | IEEE Conference Publication | IEEE Xplore