A new FPGA-based DPLL algorithm to improve SAT solvers | IEEE Conference Publication | IEEE Xplore