Hardware implementation of a SHA-3 application-specific instruction set processor | IEEE Conference Publication | IEEE Xplore