An FPGA based DPLL with fuzzy logic controllable loop filters | IEEE Conference Publication | IEEE Xplore