FPGA implementation of resistor network for fast segment line detector | IEEE Conference Publication | IEEE Xplore