Design Procedure for Two-Stage CMOS Opamp using gm/ID design Methodology in 16 nm FinFET Technology | IEEE Conference Publication | IEEE Xplore