A 4-bit 2ps Resolution Time-to-Digital Converter Utilizing Multi-Path Delay Line for ADPLL | IEEE Conference Publication | IEEE Xplore