Low Power Scalable Ternary Hybrid Full Adder Realization | IEEE Conference Publication | IEEE Xplore