A reconfigurable digital signal processor architecture for high-efficiency MPEG-4 video encoding | IEEE Conference Publication | IEEE Xplore