Accelerating The Vvc Decoder For Vector Length Agnostic Simd Architectures | IEEE Conference Publication | IEEE Xplore