Towards a Low-Power Accelerator of Many FPGAs for Stencil Computations | IEEE Conference Publication | IEEE Xplore