A parallel circuit approach for improving the speed and generalization properties of neural networks | IEEE Conference Publication | IEEE Xplore