Efficient VLSI implementation of a 3-layer threshold network | IEEE Conference Publication | IEEE Xplore