Torus with slotted rings architecture for a cache-coherent multiprocessor | IEEE Conference Publication | IEEE Xplore