Accelerating 3-D capacitance extraction in deep sub-micron VLSI design using vector/parallel computing | IEEE Conference Publication | IEEE Xplore