A Quantitative Study of the On-Chip Network and Memory Hierarchy Design for Many-Core Processor | IEEE Conference Publication | IEEE Xplore