Performance Evaluation of SIMD Processor Architectures Using Pairwise Multiplier Recoding | IEEE Conference Publication | IEEE Xplore