VSTA: A prolog-Based Formal Verifier for Systtolic Array Designs | IEEE Conference Publication | IEEE Xplore