Error Recovery in Parallel Systems of Pipelined Processors with Caches | IEEE Conference Publication | IEEE Xplore