Dynamic Barrier Architecture for Multi-Mode Fine-Grain Parallelism Using Conventional Processors | IEEE Conference Publication | IEEE Xplore