A fine-grain parallel architecture based on barrier synchronization | IEEE Conference Publication | IEEE Xplore