Optimal layout for butterfly networks in multilayer VLSI | IEEE Conference Publication | IEEE Xplore