A Multiway Partitioning Algorithm for Parallel Gate Level Verilog Simulation | IEEE Conference Publication | IEEE Xplore