Partial Flattening: A Compilation Technique for Irregular Nested Parallelism on GPGPUs | IEEE Conference Publication | IEEE Xplore