P/sup 3/A: a partitionable parallel/pipeline architecture for real-time image processing | IEEE Conference Publication | IEEE Xplore