Hardware-Software Co-Design for an Analog-Digital Accelerator for Machine Learning | IEEE Conference Publication | IEEE Xplore