Towards a Product Line Architecture for Digital Twins | IEEE Conference Publication | IEEE Xplore