Post-fabrication clock timing adjustment for digital LSIs with genetic algorithms ensuring timing margins | IEEE Conference Publication | IEEE Xplore