Test Generation and Site of Fault for Combinational Circuits Using Logic Petri Nets | IEEE Conference Publication | IEEE Xplore