A high throughput, low latency null convention logic 16×16-bit multiplier | IEEE Conference Publication | IEEE Xplore