A Low-Noise Analog Frontend with Large PD Capacitance Tolerance in 65-nm CMOS for Optical Receivers | IEEE Conference Publication | IEEE Xplore