A Multiplying Delay-Locked Loop design with low jitter and high linearity | IEEE Conference Publication | IEEE Xplore