Design Considerations of Multi-Level 1S1R Cell for In-Memory Computing | IEEE Conference Publication | IEEE Xplore