Abstract:
Low-latency synthesizable demodulation unit for 5G-NR Physical Uplink Control Channel (PUCCH) Format 0 is designed using Simulink Hardware Description Language (HDL) Code...Show MoreMetadata
Abstract:
Low-latency synthesizable demodulation unit for 5G-NR Physical Uplink Control Channel (PUCCH) Format 0 is designed using Simulink Hardware Description Language (HDL) Coder. The modulated sequence of PUCCH Format 0 is generated by a sequence group number and cyclic shift value depending on many higher-layer parameters and scheduling parameters. However, high-latency of the sequence generator comes from the computation of the group number and cyclic shift value. In this paper, the efficient architecture is introduced for the sequence generator for the low-latency synthesizable demodulation unit and verified under the FPGA-in-the-loop (FIL) workflow using Simulink HDL Coder and Xilinx ZCU102 evaluation board. This approach is useful to provide validation before hardware implementation.
Published in: 2021 International Conference on Information and Communication Technology Convergence (ICTC)
Date of Conference: 20-22 October 2021
Date Added to IEEE Xplore: 07 December 2021
ISBN Information:
Print on Demand(PoD) ISSN: 2162-1233