Modeling of nano-scale PLL using Verilog HDL | IEEE Conference Publication | IEEE Xplore