Multi-dimensional reconciliation encoder with quasi-cyclic LDPC codes on FPGA | IEEE Conference Publication | IEEE Xplore