Using a Balanced Quad List Quad Tree to Speed Up a Hierarchical VLSI Compaction Scheme | IEEE Conference Publication | IEEE Xplore