Heuristics for the placement of flip-flops in partial scan designs and the placement of signal boosters in lossy circuits | IEEE Conference Publication | IEEE Xplore