A Scheme For Synthesizing Testable Vlsi Designs With Minimum Area Overhead | IEEE Conference Publication | IEEE Xplore