A methodology for architecture synthesis of cascaded IIR filters on TLU FPGAs | IEEE Conference Publication | IEEE Xplore