On determining symmetries in inputs of logic circuits | IEEE Conference Publication | IEEE Xplore