Architecture for VLSI design of CA based byte error correcting code decoders | IEEE Conference Publication | IEEE Xplore