Verification of circuits described in VHDL through extraction of design intent | IEEE Conference Publication | IEEE Xplore