A simulation study on the effectiveness of n-guardring/p-guardring on latchup in 0.8 /spl mu/m CMOS technology | IEEE Conference Publication | IEEE Xplore