Circuit optimization for minimisation of power consumption under delay constraint | IEEE Conference Publication | IEEE Xplore